A low-power clock generator based on digital DLL for high speed pipelined ADCs

This paper presents a low-power clock generator based on digital delay locked loop (DLL) for high-speed and high-resolution analog-to-digital converters (ADC...