Scenario Patterns and Trace-Based Temporal Verification of Reactive Embedded Systems

This paper introduces a formal scenario description and a set of patterns for timing constraints that can assist designers with specifying and testing reacti...