Row Tables: Design Choices to Exploit Bank Locality in Multiprogram Workloads

Main memory is a major performance bottleneck in current chip multiprocessors. Current DRAM banks latch the last accessed row in an internal buffer, namely r...